 |
B.Tech/M.Tech in Electronics and Communications/Electrical and Electronics |
 |
Experience: |
|
 |
4+ years of experience in Digital domain |
 |
Key Skills: |
|
 |
RTL Coding and Verification using Verilog/VHDL |
|
 |
Logic Synthesis & Design-For-Testability (DFT) |
 |
 |
Static Timing Analysis (STA) |
 |
 |
Equivalence Checking |
 |
 |
Perl and Shell Scripting |
 |
Responsibilities: |
|
 |
Must be able to demonstrate strong technical skills in Digital ASIC design and verification using Verilog |
 |
 | Developing DFT structure including, Fault Modelling, Memory BIST, Boundary Scan |
 |
 | Supporting STA and Logic Synthesis tools like PrimeTime, DFT-Compiler and DC-Compiler |
 |
 | Generating Test Bench and performing automated simulation |
 |
 | Simulations, verifications and debugging for logic design (RTL and Netlist) |
 |
 | Documenting the Specification, Implementation and Verification |
 |
Requirements: |
 |
 |
Sound knowledge on USB protocol, UTMI, SerDes and different PHYs |
|
 |
Hands on experience on DDR-I/DDR-II/DDR-III is mandatory |
|
 |
He/She should manage to handle the projects independently |
|
 |
Hands on experience with tools like DC-Compiler, DFT-Compiler, PrimeTime, NC-Verilog, Formality etc., |
|
 |
Hands on experience with Static Timing analysis at gate level which includes timing fixes |
|
 |
Working knowledge of ASIC design flow, Verilog |
|
 |
Working experience with Digital Mixed-Signal systems is a plus |
|
 |
Industry experience with 90nm and/or 65nm / still lower technologies is a strong plus |
|
 |
Perl and Shell scripting is a plus |
|
 |
Must have strong self learning ability, leadership and enjoy working in teams |
|
 |
Strong analytical and problem-solving skills |
|
 |
Excellent communication, documentation and presentation skills |
 |
| Location: Hyderabad, India |
 |
 |
| Please send your
resume to hr@qualcorelogic.com with
the relevant code in the subject. |
 |
 |
HRD
- Recruitment
QualCore Logic Ltd.
7-145 Nagendra Nagar,
Habsiguda,
Hyderabad - 500 007
India
|
|
|